Figure 1From: MapReduce for parallel trace validation of LTL propertiesThe syntax of linear temporal logic.Back to article page