Fig. 18From: IO and data management for infrastructure as a service FPGA acceleratorsLogical pixel columns mapped to 5 Physical FSL Channel FIFOsBack to article page