Fig. 4From: IO and data management for infrastructure as a service FPGA acceleratorsEthernet and SATA IO channels to the XUP 5 Development BoardBack to article page